

N65-29802

FACILITY FORM 606

(ACCESSION NUMBER)
59
(PAGES)

(THRU)

(CODE)
08
(CATEGORY)

X-545-65-115

NASA TM X-55947

AN IMPROVED APPROACH TO TRACE ROUTINES

FEBRUARY 1965

GPO PRICE \$ _____

CFSTI PRICE(S) \$ _____

Hard copy (HC) 3.00

Microfiche (MF) .50

ff 653 July 65

NASA

— GODDARD SPACE FLIGHT CENTER —
GREENBELT, MARYLAND

X-545-65-115

AN IMPROVED APPROACH TO TRACE ROUTINES

Eugene I. Grunby
Data Processing Branch
Data Systems Division

Goddard Space Flight Center
Greenbelt, Maryland

CONTENTS

| | <u>Page</u> |
|---|-------------|
| I. AN IMPROVED APPROACH TO TRACE ROUTINES | 1 |
| INTRODUCTION | 1 |
| Problems | 1 |
| Option Control | 1 |
| Minimization of Printing | 2 |
| Extended Usage | 3 |
| II. A TRACE ROUTINE FOR THE UNIVAC 1107 | 5 |
| INTRODUCTION | 5 |
| Sleuth II Calling Sequences | 5 |
| The General Interrupt Routine Facility | 6 |
| The TRCY\$ Standard Interrupt Routine | 6 |
| The TRCP\$ Standard Interrupt Routine | 7 |
| Nested Calls to Interrupt Routines | 7 |
| Example of Nested Interrupt Routine Usage | 8 |
| FORTRAN IV Calling Sequences | 9 |
| Action Taken on Incorrect Parameters | 9 |
| Trace Limitations | 10 |
| Trace Program Logic | 11 |
| APPENDIX | |
| Trace Routine Flow Diagrams | 15 |
| Trace Routine Program Listing | 44 |

PART 1

AN IMPROVED APPROACH TO TRACE ROUTINES

INTRODUCTION

Analyzing the flow of executed computer programs is among the most fundamental and essential techniques of debugging. With increasing sophistication in both computer hardware and software determining program flow is becoming progressively more difficult. Complicating factors are address indexing, indirect addressing, automatic allocation of relocatable subroutines, a wealth of resident monitor and library routines, chaining, and both manual and automatic overlay facilities.

The classic approach to unwinding these factors and presenting useful diagnostic information to the program has been and will continue to be — at least for the foreseeable future — the use of trace programs. Through the use of hardware interrupts and interpretive software routines, changes in sequential addressing of computer programs by jumps (branches) and tests (compares) can be detected, interpreted, and reported to the programmer.

Problems

Despite the value of trace routines, several serious drawbacks have deterred programmers from their use. Perhaps the worst of these are considerably extended execution time and overabundance of printed diagnostic material. Among the secondary problems is the inability of users to provide "own-coding" subroutines for extended usage.

This document proposes a solution to these problems. It also describes usage of the trace routine embodying these improvements for the Univac 1107.

Option Control

Increasing the speed and efficiency of trace programs can be approached on two fronts: first, application of utmost skill and ingenuity in developing the routine; second, allowing flexible control of option-subroutines to eliminate unwanted processing. The former approach will not be discussed because it is ultimately limited by hardware; the latter approach however, is limited only by imagination.

When developing a routine, a systems analyst first asks, "What should it do?" Partial answers come from the historic solutions to similar problems; further answers are obtained by polling likely users of the routine for recommendations. Generally, the analyst cannot obtain agreement without devising a system encompassing all options. Such a task is burdensome not only to the developer, but to the user as well. Furthermore, it defies speed and efficiency.

Enigmatically a solution to option control is to eliminate all but one option: that is, to allow the use of arbitrary externally defined subroutines which are callable by the trace routine. For discussion purposes, such a subroutine will be termed a subservient.

The trace routine can be written to leave the same basic information available to all subservients. Normally this will be the origin and destination addresses representing a change in sequential addressing, and will be called a FROM-TO address pair. In this manner all subservients can be independent. It is now possible to construct a basic set of subservients, each performing a unique function. In addition, any subservient can be called by another, so that a composite of functions can be selected to fulfill a required task.

The advantage of this procedure from a user's standpoint is that he himself can select a subservient for his problem. In the simplest case, he can request a single subservient made available on a standard library; in this instance, no coding is required. In a more advanced situation, he may wish to construct his own subservient, consisting of imbedded calls to any number of library subservients. Thus, only those required components are executed. Also, no option-testing logic is necessary, as the user has coded these options into his own subservient.

Minimization of Printing

When using most print options in a trace program, the user often finds himself surrounded with paper. Also, it is likely that exaggerated execution time or high print load has prevented him from reaching the conditions he wants traced. Even if these conditions were encountered, mechanical problems of shuffling paper may discourage him from further pursuits. Circumstances such as these often cause a trace routine to be relegated to a position of secondary importance.

An initial step to an effective solution is to eliminate printing for all but the most essential information, the FROM-TO address pairs. Such a decision is not too severe because the ability to construct and nest subservients allows the user to reconstruct reports of more exacting information. Also, as will be favored by some computer installations, this approach places the heaviest burden on those programmers requiring the most demanding printouts, but does not penalize the average user. Unfortunately, adoption of this initial step is not entirely adequate in resolving the problem of sheer paper volume.

If it were possible, the most desirable solution would be to avoid printing completely. Perhaps the next best alternative is to retain trace information in a core table for selective printing at the end of the job. In reality, however, few tables would be extensive enough to retain significant data; core would speedily become exhausted.

Despite apparent problems development of an adequate core table is still practicable. By storing cyclically in the table — overlaying from top to bottom — a fixed amount of data is maintained. In addition, only the most recent address pairs are left available because predecessors for each position in the table have been overstored. This constant updating will continue until tracing is terminated by user request, normal end of job, or abnormal end of job. The import of this data at abnormal completion is obvious.

To help offset limitations imposed by a cyclic table, options can be provided which allow the user to establish the length of this table. Also, enhancements can be provided for efficient use of the table: for example, a repeat count for iterated address pairs can optimize storage by compressing the data.

Finally, it is necessary to print the table. As this now occurs after program execution, various post mortem routines are usually available in utility packages to provide this core dump. Characteristically, such routines maximize output on the printed line, provide reasonable options for format control, and operate efficiently. A combination like this is usually more than adequate for programmer needs.

Extended Usage

Knowing all subservients are furnished with the same FROM-TO address pair information, the user can code and nest virtually any special trace techniques he desires. A variety of library and resident monitor subroutines is generally available to assist him. Among the most significant applications for the trace routine described in Section II are:

1. Dynamic dumping of arbitrarily selected memory locations at the time of each traced instruction
2. Continuous testing for jumps (branches) to illegal destinations, and execution of an error routine for these events
3. Continuous testing to detect which instruction or I/O operation is over-storing specific cells in memory, and execution of an error routine for these events

4. Computation of the distribution of operation codes in an executing program, including - at the user's discretion - library and resident monitor routines
5. Continuous detection and logging of points where characteristic overflow, characteristic underflow, divide overflow, occur
6. Various combinations of the above practices

Note that no modifications, other than a call to the trace routine, are needed to apply these techniques to existing programs.

PART II
A TRACE ROUTINE FOR THE UNIVAC 1107

INTRODUCTION

The trace routine is a blend between a software and hardware trace. Software components are necessary to allow for restoring register R3 after a trace interrupt occurs. They also permit establishing the locations of all executed JMGI/MOJP (not provided by a trace interrupt) and of all instructions performing a skip. Hardware components of this routine are used solely for detecting that a jump instruction was executed, for obtaining the address to which control was to be transferred, and for returning control to the trace routine.

Sleuth II Calling Sequences

In general, the SLEUTH II calling sequence for initiating trace is:

| | |
|-----|---|
| LMJ | 11, TRC\$ |
| + | interrupt routine entry point, mode |
| + | lower core limit, upper core limit |
| + | address of trace storage table, length of table (dependent) |

Parameters are interpreted as follows:

Mode: value \emptyset means trace jumps only
 value 1 means trace jumps and skips only
 value 2 means trace all instructions

Interrupt routine entry point: Starting line of routine to which control is transferred after detecting a condition determined by the selected mode. Upon entry to this routine, A \emptyset will contain the address of the jump or skip; A1 will contain the address for the next sequential instruction. Entry to the interrupt routine is made by an SLJ instruction.

Upper and lower core limits: Core limits in which the trace is permitted to report to the interrupt routine.

Address of trace storage table, length of table: These parameters are needed only when using standard interrupt routines described later. These routines develop tables of trace information in user-defined core regions.

All tracing is terminated by the calling sequence

LMJ 11, TRCX\$

Re-entry without reinitialization to the last trace function is by

LMJ 11, TRCR\$

The procedures equivalent to these calls are:

T\$RC interrupt routine entry point, mode ;
lower core limit, upper core limit ;
address of trace storage table, length of table
T\$RCX
T\$RCR

The General Interrupt Routine Facility

By supplying a label to his own routine, the user can process all traced instructions that occur with either the FROM or TO address in his designated core limits. These addresses are available to him in A₀ and A₁ respectively. (The contents of A₀ and A₁ before trace interrupt occurred may be found in cells TRCA₀\$ and TRCA₁\$) If registers other than A₀ and A₁ are used in the interrupt routine, they must be saved and restored by the user before returning control. Entry to the interrupt routine is made by an SLJ instruction.

The calling sequence for this routine is:

LMJ 11, TRC\$
+ routine name, tract mode of 0, 1, or 2
+ lower core limit, upper core limit

or

T\$RC routine name, mode ;
lower core limit, upper core limit

The TRCY\$ Standard Interrupt Routine

This routine stores information into a user-specified storage table. Storage is made cyclically; that is, once the area is filled, overlaying will occur from the top. A single negative zero is placed after the last written value to signal a division between the old area and the new.

When either the traced FROM address or TO address is within the designated core limits, an address pair in the format +(FROM, TO) is inserted in

the table. However, if this address pair is identical to the previous pair, a repeat count, N, is developed and stored instead. This is identified by the format (-Ø, N).

If a call to TRCY\$ is made via T\$RC from within the designated core area, the address pair +(address of call, address of next sequential instruction) is generated.

The calling sequence for this routine is:

| | |
|----------|--|
| LMJ | 11, TRC\$ |
| +TRCY\$, | trace mode of Ø, 1, or 2 |
| + | lower core limit, upper core limit |
| + | storage table address, table length |
| or | |
| T\$RC | TRCY\$, mode lower core limit, upper core limit ; storage table address, table length |

The TRCP\$ Standard Interrupt Routine

This routine sets a one-bit in the user's storage table to show a traced instruction in the designated core area was executed. The table is constructed so that each bit of a 36-bit word represents an address relative to the lower core limit address. If the indicated table length is exceeded, no storage will occur but the trace will be continued.

If a call to TRCP\$ via T\$RC is made from within the designated core area, a one-bit corresponding to the linkage address is set.

The calling sequence for this routine is:

| | |
|----------|--|
| LMJ | 11, TRC\$ |
| +TRCP\$, | trace mode of Ø, 1 or 2 |
| + | lower core limit, upper core limit |
| + | storage table address, table length |
| or | |
| T\$RC | TRCP\$, mode lower core limit, upper core limit ; storage table address, table length |

Nested Calls to Interrupt Routines

It is possible to define a general interrupt routine which can make use of the TRCY\$ and TRCP\$ routines. The following techniques must be used:

1. Before using TRCY\$ or TRCP\$, registers A0 and A1 should contain the values of the FROM and TO addresses supplied to the general interrupt routine by the trace program. Calls to the standard interrupt routines are made by SLJ TRCP\$ or SLJ TRCY\$. Registers A0 and A1 are altered before return from these calls.
2. Before initiating the trace routine, the required routines TRCY\$ or TRCP\$ must be initialized by making T\$RC calls with the desired standard and the general interrupt routine names. The mode and the lower and upper core limits must be identical in all calls. Furthermore, the linkage initiating the general interrupt routine must be made last.

Example of Nested Interrupt Routine Usage

Problem: Find the origin of a jump to location \emptyset . Take the MERR\$ exit if the instruction is executed. In the continued process of testing, record trace information with both TRCY\$ and TRCP\$.

Sample

```
Solution: T$RC      TRCY$,1  $100000,$10440 ;  
          CYBIN, 1000  
T$RC      TRCP$,1 $100000,$10440 ;  
          PBIN, 8  
T$RC      UTRACE,1 $100000,$10440
```

.

```
UTRACE J      $  
JZ      13, MERR$ .   TO address =  $\emptyset$ , FROM in A0  
S      12, SAVE12  
S      13, SAVE13  
SLJ    TRCY$  
L      12, SAVE12  
L      13, SAVE13  
SLJ    TRCP$  
J      UTRACE .  return to trace routine  
SAVE12 +$  
SAVE13 +$  
CYBIN  RES    1000  
PBIN   RES    8
```

Description: The first linkage initializes TRCY\$ to store FROM-TO address pairs cyclically in table CYBIN. Only 1000 address pairs will be

retained. The second linkage initializes TRCP\$. The eight cells of 36 bits each in table PBIN is sufficient to contain all information for the designated core limits. The third linkage establishes the user-defined routine UTRACE. Since it is the last called, it takes precedence over the previous calls without disrupting initialization of TRCY\$ and TRCP\$.

At the interrupt for each traced jump instruction, the trace routine leaves the origin address of the jump in A0 and the destination address in A1. An SLJ to the users UTRACE is made. The user tests against A1 to see if it is zero. If so, the MERR\$ exit is taken. A0 is unchanged and can be found in the automatic MERR\$ thin-film dump. If A1 is non-zero, the user first saves A0 and A1 from future destruction by TRCY\$. He calls TRCY\$ and then restores A0 and A1 before calling TRCP\$. There is no need to restore A0 and A1 before returning to the main trace program.

FORTRAN IV Calling Sequences

In general all trace-initiating calling sequences are in the form:

CALL NTRC (I, M, \$X, \$Y, BIN, L)

All FORIV trace routines are terminated by:

CALL NTRCX

All fields of NTRC must be provided. They are interpreted as follows:
(the mnemonics used are not relevant).

Field I - a numeric value
 1 identifies TRCY\$
 2 identifies TRCP\$

Field M - a numeric value
 0 traces jumps only
 1 traces jumps and skips only
 2 traces all instructions

Field \$X - the statement number corresponding to the lower core limit

Field \$Y - the statement number corresponding to the upper core limit

Field BIN - name of the array where storage will occur

Field L - the number of cells available in this array for storage

Action Taken on Incorrect Parameters

There is one error condition for which corrective actions are made and parameter interpretation continued. If the low core limit and upper core limit

are reversed, these are shifted. For all other parameter errors, the designated trace routine is not initiated. Instead the console message:

"**(N)TRC(\$) CALL ERROR FROM XXXXXX"

is typed, and control is restored to the calling program.

The following list summarizes these remaining error conditions:

1. Specified core limits do not encompass a portion of core memory \$000000-\$017777.
2. Storage table start location is not in core.
3. Last address of core storage table exceeds location \$17777.
4. The label identifying the interrupt routine entry point is undefined.
5. An illegal mode was specified.
6. Re-entry was attempted without prior use of the trace routine.

Trace Limitations

The limitations listed here, which may appear imposing, are normally quite remote from the mainstream of normal programs. Most references are to I/O interrupts which at worst only reduce the effectiveness of trace and do not introduce error conditions. The restrictions are:

1. Trace may not be initiated with interrupts disabled (i.e., usually during coding) unless the first instruction below the linkage is a PAIJ I/O interrupt. Without this instruction, the trace routine assumes that interrupts may be allowed and initially performs a AAJ. No special coding is required to initiate the trace during "main-line coding".
2. The interrupt "location" MITRC\$ is used by the trace. Any attempts to change MITRC\$ will allow the change, terminate the trace, and return control to the main program without introducing errors. Such a condition results when an unsolicited "E" key-in or MERR\$, MXXX\$, MEXIT\$ (or monitor equivalent) exit occurs.
3. The trace routine will not trace I/O interrupts. The real-time clock interrupt is in this class. However, once the interrupt has been processed, the trace will resume at the interrupted instruction.

4. All I/O interrupts which interrupt the trace routine must restore control with interrupts allowed. (All monitor resident and library routines are written in this manner.)
5. Jumps to the trace routine which are themselves traced will first turn off the trace before being executed. Subsequent logic depends on the entry point.
6. The trace routine is vulnerable to being overwritten by erroneous programs. However, it cannot be overlaid by a MAP because it resides in independent core.
7. All registers other than A0 and A1 used in the general interrupt routine must be saved and restored before re-entry to the trace routine.
8. The address saved in parking register R3 after a traced repeated sequence will be the location of an execute remote instruction in the trace routine itself.
9. If an error interrupt occurs, the address of the offending instruction will be the same location mentioned in item 8 only if the interrupt location contains an EX instruction ultimately referencing an LMJ or SLJ.
10. If an error interrupt location contains an PAIJ or an EX ultimately referencing it, interrupts are prevented belatedly (that is, interrupts are allowed first by the trace routine but prevented before the next main program instruction is executed).
11. Error interrupt locations containing jumps must not require indirect addressing, B-loop modifications, or B-box incrementation. Should these conditions arise, the trace routine will not be able to recognize an error interrupt. Further errors may result.
12. Error interrupts occurring in the user's interrupt routine or from I/O interrupt coding are not traced but proceed according to the logic of the monitor system.

Trace Program Logic

To provide complete information, an adequate trace program must contain a software trace to complement the 1107 hardware trace facility. The software component of this routine saves register R3 (normally used to hold memory lockout information) from destruction by the trace interrupt; prevents I/O

interrupts at critical phases, to assure no changes in R3 can be made during interrupt coding; obtains the address of all traced MOJP instructions (not provided by hardware); and detects all instructions executing skips.

The software trace component performs these duties in the following sequence:

1. Establishes address of next sequential instruction
2. Prevents all I/O interrupts
3. Saves contents of register R3
4. Obtains operation code of next sequential instruction, and performs special functions on an exceptional set of operations
5. Restores all thin film registers used by the trace routine
6. Establishes hardware trace mode
7. Executes remotely on next sequential instruction
8. If the instruction was not a jump, sets switch to show if a skip was executed
9. Saves R3 in event it was changed by a load or store
10. Jumps to routines to process all non-jump instructions

The exceptional set of operations occurs principally because of limitations placed upon executing remotely or by the I/O scheme used by the trace routine. Specifically, instructions SLJ and LMJ must not be executed remotely by the trace routine, for the return address would be incorrect. The instructions PAIJ and AAIJ must be sensed in order to inform later parts of the program to leave I/O in the desired state. Also, AAIJ must not be performed then but must be delayed until the trace interrupt occurs. Tests for nesting of instruction EX must be made to assure that previously mentioned instructions are not obscured.

The hardware component of the trace routine performs the following tasks:


1. Restores R3, which was destroyed by trace interrupt

2. Restores I/O interrupt state to that expected by traced program
3. Obtains the destination address of the traced jump, and performs special functions on an exceptional set
4. Determines if the jump was intended as an entry into trace routine itself; if so, allows it
5. Determines if the jump origin or destination address is in user's core; if so, calls interrupt coding
6. Transfers control back to the software trace component


Among the exceptional destination addresses are MREA\$ and MSEAS\$. If a jump to MSEAS\$ or MREA\$ is made, and if a request is made to reset MIALL\$ (all error actions) or to change MITRC\$ alone (the trace location), all thin film is restored to that expected by the external program, and tracing is terminated.

The other exceptional addresses are concerned with error interrupt destinations. If a match of the intended destination of an instruction to the BHIU-fields of the instruction in an error interrupt location is found, it is assumed an error interrupt just occurred. Special testing and correcting procedures are then followed to ensure that the true error address is reported to the error routine, rather than the address of the execute remote in the trace program.


APPENDIX: TRACE ROUTINE FLOW DIAGRAMS




Trace 1




Trace 2




Trace 3




Trace 4




Trace 5




Trace 6




Trace 7




Trace 8




Trace 9




Trace 10





Trace 11




Trace 12




Trace 13




Trace 14




Trace 15




Trace 16





Trace 17




Trace 18




Trace 19




Trace 20




Trace 21




Trace 22




Trace 23




Trace 24



Trace 25



Trace 26



Trace 27

LIAW ASR-1* TRACE
ASSEMBLED BY UNIVAC 1107 SLEUTH II DATED - JANUARY 3-1964

THIS ASSEMBLY WAS DONE ON 01 APR 65 AT 08:06:14

| | | | | |
|--------|------------------|------|----------|--|
| 000001 | 0000014 | A0 | EQU | 1< |
| 000002 | 0000015 | A1 | EQU | 1> |
| 000003 | 0000016 | A2 | EQU | 14 |
| 000004 | 0000017 | A3 | EQU | 15 |
| 000005 | 0000018 | A4 | EQU | 16 |
| 000006 | 0000019 | B10 | EQU | 10 |
| 000007 | 0000020 | B11 | EQU | 11 |
| 000008 | 0000021 | M1C | EQU | 67 |
| 000009 | 0000022 | R1 | EQU | 62 |
| 000010 | 0000023 | R2 | EQU | 67 |
| 000011 | 7777777777777777 | FILL | EQU | -U |
| 000012 | \$11 | INFO | S 1 | • INDEPENDENT TO AVOID OVERLAY |
| 000013 | 0000010 | TPFA | B11+ERRS | • FIRST GENERATED LINE (ALSO GUARD LINE) |
| 000014 | 0000011 | TPFA | B11+ERRS | • GUARD LINE FOR ILLEGAL ENTRANCE |
| 000015 | 0000012 | / | | |
| 000016 | 0000013 | | | |
| 000017 | 0000014 | | | |
| 000018 | 0000015 | | | |
| 000019 | 0000016 | | | |
| 000020 | 0000017 | | | |
| 000021 | 0000018 | | | |
| 000022 | 0000019 | | | |
| 000023 | 0000020 | | | |
| 000024 | 0000021 | | | |
| 000025 | 0000022 | | | |
| 000026 | 0000023 | | | |
| 000027 | 0000024 | | | |
| 000028 | 0000025 | | | |
| 000029 | 0000026 | | | |
| 000030 | 0000027 | | | |
| 000031 | 0000028 | | | |
| 000032 | 0000029 | | | |
| 000033 | 0000030 | | | |
| 000034 | 0000031 | | | |
| 000035 | 0000032 | | | |
| 000036 | 0000033 | | | |
| 000037 | 0000034 | | | |
| 000038 | 0000035 | | | |
| 000039 | 0000036 | | | |
| 000040 | 0000037 | | | |

* SET UP PARAMETERS SUBROUTINES

- A0=INTERRUPT ADDRESS SWITCH A1=MOVE
- ADDRESS SWITCH ILLEGAL
- SWITCH IS ACTUALLY INTERRUPT CODE TAG
- MODE ERROR
- MODE 0 = JUMPS ONLY
- MODE 1 = JUMPS AND SKIPS
- MODE 2 = ALL INSTRUCTIONS
- A0=LUR CORR LIMITS,A1=UPPER LIMITS
- CORRECT LIMITS REVERSAL
- TEST WITHIN PHYSICAL CORE

| | | | | | | | |
|--------|---|-----------------------------|--|---------|---------------|---------------------------------------|------------------------------------|
| 000041 | * | <0-3> +CL 1 | | S | AU+THCLCS | * STORE INTO GENERALLY AVAIL CELL | |
| | * | n6 u1 14 00 u 000013 | | | | | |
| 000042 | * | <0-3> +CC 0 | | AU+1 | AU+THCLCS | * ADJUST UPPER LIMIT FOR +1 LOGIC | |
| 000043 | * | n00070 20 16 01 00 0 000001 | | | | | |
| | * | n00071 n6 u1 14 00 0 000032 | | S | | | |
| 000044 | * | <0-3> +CC 0 | | | | | |
| | * | n00072 74 u4 00 0 000021 | | J | TRLIP | | |
| 000045 | * | <0-3> +CL 1 | | | | | |
| 000046 | * | n00073 74 u4 00 0 000033 | | J | | * TRACE BIN ADDRESS=AO LENGTH=A1 | |
| | * | <0-3> +CL 1 | | | | | |
| 000047 | * | n00074 n6 u1 00 0 000076 | | TL4 | AU+(Z00000) | * TEST IF PROPER | |
| 000048 | * | <0-3> +CL 0 | | | | | |
| 000049 | * | n00075 c4 16 00 0 000000 | | | | | |
| | * | n00076 74 u4 00 0 000056 | | TL4 | AU+14 | | |
| 000050 | * | <0-3> +CC 1 | | | | | |
| | * | n00077 n6 u1 14 00 u 000073 | | S,1 | AU+TRTPS | * ZIN START ADDRESS IN (1,1,1,1) | |
| 000051 | * | <0-3> +CC 0 | | | | | |
| 000052 | * | n00078 20 u0 01 0 000014 | | AU | AU+AU | * OBTAIN END ADDRESS+1 | |
| | * | n00079 f4 u1 12 00 0 000077 | | TL4 | AZ+(02000001) | * (NO STORAGE WILL OCCUR IN END +1) | |
| 000053 | * | <0-3> +CC 0 | | | | | |
| 000054 | * | n00080 54 16 02 00 u 000010 | | J | A4+1 | | |
| | * | n00081 74 u4 00 0 0 000056 | | | | | |
| 000055 | * | <0-3> +CC 1 | | | | | |
| | * | n00082 n6 u1 16 00 0 000072 | | S,1 | AZ+TRTBE | * STORE END+1 IN (1,1,1,1) | |
| 000056 | * | <0-3> +CC 0 | | | | | |
| | * | n00083 74 u4 00 00 u 000033 | | J | TRBIN | | |
| 000057 | * | n00084 74 u4 00 00 u 000046 | | J | | * TRCFTX SHOULD BE USED BEFORE OTHERS | |
| 000058 | * | <0-3> +CL 1 | | | | | |
| 000059 | * | n00085 11 16 01 00 u 000001 | | LH+14 | AU+1 | * AU=NUMBER PARAM LINES | |
| 000060 | * | n00086 2L u1 15 00 u 000013 | | A | AU+11 | | |
| 000061 | * | n00087 n6 u1 15 00 0 000254 | | S,1 | AU+TREX | * SIMULATE ''FROM'' ADDRESS | |
| 000062 | * | <0-3> +CC 1 | | | | | |
| 000063 | * | n00088 20 u0 00 0 000013 | | AU | AU+P11 | | |
| 000064 | * | n00089 n6 u1 15 00 0 000034 | | S,1 | AU+TRTU | * SIMULATE ''TO'' ADDRESS | |
| 000065 | * | <0-3> +CC 0 | | | | | |
| | * | n00090 n6 u1 15 00 0 000065 | | S,1 | AU+TERRA | * SET UP ERROR EXIT IN CASE | |
| 000066 | * | <0-3> +CC 1 | | | | | |
| | * | n00091 74 u4 00 00 u 000046 | | J | TRCFTX | | |
| 000067 | * | n00092 27 u1 14 00 u 000043 | | | | | |
| 000068 | * | <0-3> +CC 0 | | TRCERK | L,1 | AU+THSE11 | * **(N) TRCS CALL EMRUR FROM XXXXX |
| | * | n00093 25 16 14 00 u 000001 | | | | | |
| 000069 | * | n00094 74 13 13 00 0 001063 | | AN+14 | AU+1 | * CALL LINE | |
| 000070 | * | n00095 n6 u005 000031 | | E\$E0 | 61KA0D0 | | |
| | * | <0-3> +CC 0 | | | | | |
| 000071 | * | n00096 74 13 13 00 0 001032 | | N\$TYPE | K1+(K1A-K1)*6 | | |
| | * | n00097 16 35 +CC 0 | | | | | |
| 000072 | * | n00098 27 u1 13 00 u 000043 | | L | BL1+TRSBLL | * RESET BL1 TO USERS CALL ADDRESS+1 | |
| 000073 | * | n00099 -4 u4 00 0 0 177777 | | J | FIL | * RETURN MAIN PROGRAM NO TRACE | |

| | | | | | | |
|--------|--------|-----------------------------|------------|-------------|-------------|--|
| 000074 | 000066 | 74 04 0C 00 U 000066 | TPAK | J | \$ | • FOR IV PAK INTO SLII PARAMS |
| 000075 | * | <0-3> +CC 1 | | | | • ILLEGAL INTERRUPT CODE NAME FOR |
| 000076 | 000077 | <0-3> +CC 0 | | | | • LATER POSSIBLE CALL ERROR |
| 000078 | 000079 | 000070 27 00 14 13 1 000001 | L | AU*1*B11 | | • MODE |
| 000079 | 000071 | 06 01 14 00 0 000064 | S,* | AU*TRNPAR | | |
| 000080 | 000072 | <0-3> +CC 0 | L | AU*2*B11 | | • LOWER CORE LIMITS |
| 000081 | 000073 | 06 02 14 13 0 000002 | S,* | AU*TRNPAR+1 | | |
| 000082 | 000074 | 06 02 14 00 0 000065 | L | AU*3*B11 | | • UPPER CORE LIMITS |
| 000083 | 000075 | <0-3> +CC 0 | S,* | AU*TRNPAR+1 | | |
| 000084 | 000076 | 07 00 14 13 0 000004 | L | AU*4*B11 | | • BIN ADDRESS |
| 000085 | 000077 | 06 02 14 00 0 000066 | S,* | AU*TRNPAR+2 | | |
| 000086 | 000078 | <0-3> +CC 0 | L | AU*5*B11 | | |
| 000087 | 000079 | 06 01 14 00 0 000066 | S,* | AU*TRNPAR+2 | | • BIN LENGTH |
| 000088 | 000102 | 74 04 00 00 U 000066 | J | TPAK | | |
| 000089 | * | <0-3> +CC 1 | | | | |
| 000090 | | | | | | |
| 000091 | | | | | | |
| 000092 | 000113 | 06 01 13 00 U 000043 | TRCS# | S | B11*TRSB11 | • ENTRY POINTS AND INTERRUPT CODING INITIALIZATION |
| 000093 | 000104 | <0-3> +CC 0 | | | | |
| 000094 | 000105 | 06 01 12 00 U 000042 | S | | B10*TRSB10 | |
| 000095 | 000106 | <0-3> +CC 0 | L,* | | K1*TRVE-TRV | |
| 000096 | 000107 | 06 01 10 00 U 000003 | L,* | | A0*(1:-1) | |
| 000097 | 000110 | <0-3> +CC 0 | L,* | | A1*E11 | • INTERRUPT ROUTINE SWITCH |
| 000098 | 000111 | 05 00 00 00 U 000014 | SE,* | | A1*TRV1*A0 | • TEST FOR STD. INTERRUPT CODE NAME |
| 000099 | 000112 | 27 01 14 00 0 000021 | SZ | | AU | • NOT STANDARD |
| 000100 | * | <0-3> +CC 0 | L,* | | AU*TRV1*A0 | |
| 000101 | 000113 | 74 13 12 14 U 000000 | PRIME LINK | | B10*AO | • GET NO. PARAM LINES |
| 000102 | 000114 | 72 01 00 00 0 000046 | TRCL1 | LNU | TRCFTX | |
| 000103 | 000115 | <0-3> +CC 1 | SLU | | | |
| 000104 | 000116 | 72 01 15 00 0 000000 | TRCL2 | LNU | B10*B10 | • GET INTERRUPT LOCATION |
| 000105 | 000117 | <0-3> +CC 1 | L,* | A1*E11 | A1*E11 | • GET MODE |
| 000106 | 000120 | 27 02 14 13 0 000001 | SLU | TRIAK | | |
| 000107 | 000121 | 27 01 15 00 0 000001 | L,* | AU*E11 | A1*E11 | • LOWER CORE ADDRESS |
| 000108 | 000122 | <0-3> +CC 1 | SLU | TKLIM | | • UPPER CORE ADDRESS |
| 000109 | 000123 | 74 13 12 12 0 000000 | TRCL3 | LNU | B10*B10 | • CHECK THEM AND SET UP |
| 000110 | 000124 | 72 01 00 00 0 000033 | TRCL4 | SLU | TKBLK | |
| 000111 | 000125 | <0-3> +CC 1 | LNU | | B10*E10 | • SET MTRCS LOCATION |
| 000112 | * | <0-3> +CC 1 | | | | • TRACE RE-ENTRY POINT AFTER SET UP |

| | | MESSAGE | MITPC\$+ (SLU TRACES) | |
|--------|--------|----------------------|---|------------------------------------|
| 000113 | 000126 | 74 13 15 no u 001017 | | |
| | 000127 | 00010000 000003 | | |
| | 000128 | 720400000356 | | |
| | * | <0-3> +cc 1 | | |
| 000114 | 000131 | 27 00 13 00 u 000043 | L B11,TRSB11 | |
| | * | <0-3> +cc 0 | | |
| 000115 | 000132 | 06 02 13 00 u 000074 | S1< L B11,TRSB11 | |
| | * | <0-3> +cc 0 | • INITIALIZE I/O SWITCH STATE TO AA1U | |
| 000116 | 000133 | 27 00 12 00 u 000042 | L B10,TRSB10 | |
| | * | <0-3> +cc 0 | | |
| 000117 | 000134 | 27 01 15 00 u 000034 | L+1 A1,TRJTO | |
| | * | <0-3> +cc 0 | | |
| 000118 | 000135 | 74 04 00 00 u 000373 | J TXP | • SIMULATE TRACED CALLING SEQUENCE |
| | * | <0-3> +cc 1 | | |
| 000119 | | | | |
| 000120 | | | | |
| 000121 | | | | |
| 000122 | 000136 | 27 16 14 00 u 000002 | * LINK1 L+44 AU+? B10..B10 | |
| 000123 | 000137 | 74 13 12 12 0 000000 | L+< L+< | |
| 000124 | | | | |
| 000125 | 000140 | 27 02 14 13 u 000000 | * LINK2 JZ AU+? B11 | |
| 000126 | 000141 | 74 00 00 00 u 000056 | AU,TRCERR | |
| | * | <0-3> +cc 1 | • GET INTERRUPT SWITCH | |
| 000127 | 000142 | 74 13 12 12 0 000000 | B10..B10 | |
| | * | | • FOR IV CALL OR UNDEFINED LABEL ERRORS | |
| 000128 | 000143 | 74 13 12 12 0 000014 | * LINK3 L+< B10..1..E10 | |
| 000129 | 000144 | 74 13 12 12 0 000010 | * LINK4 L+< B10..B10 | |
| 000130 | | | | |
| 000131 | | | | |
| 000132 | | | | |
| 000133 | | | | |
| 000134 | | | | |
| 000135 | 000145 | 27 16 14 00 u 000003 | * TRCY1 * LINK1 L+44 AU+? B10..B10 | |
| 000136 | 000146 | 74 13 12 12 0 000000 | L+< | |
| 000137 | | | | |
| 000138 | 000147 | 27 16 14 00 u 000527 | * LINK2 L+44 AU,TRCY\$ B10..B10 | |
| | * | <0-3> +cc 1 | • INTERRUPT CODE ADDRESS ALSO SWITCH NAME | |
| 000139 | 000148 | 74 13 12 12 0 000000 | * LINK3 L+< B10..B10 | |
| 000140 | 000151 | 27 02 14 13 u 000002 | AU+? B11 | |
| 000141 | 000152 | 06 01 14 00 u 000067 | AU,TRNSA | |
| | * | <0-3> +cc 0 | • INITIALIZE NEXT SW. ADDRESS | |
| 000142 | 000153 | 27 01 15 13 u 000002 | L+& A1+? B11 | |
| | * | | • LENGTH | |
| 000143 | 000154 | 74 13 12 12 0 000000 | L+& B10..B10 | |
| 000144 | | | | |
| 000145 | 000145 | 05 00 00 00 u 000014 | * LINK4 S2 AU B10..B10 | |
| 000146 | 000146 | 02 00 00 00 u 000070 | AU,TRLFT | |
| | * | <0-3> +cc 0 | • -0 IMPOSSIBLE LAST ::FROM=TO:: PAIR | |
| 000147 | 000147 | 74 13 12 12 0 000000 | L+< B10..B10 | |
| 000148 | | | | |
| 000149 | | | | |
| 000150 | | | | |
| 000151 | 000140 | 27 16 14 00 u 000013 | * LINK1 L+14 AU+? B10..B10 | |
| 000152 | 000141 | 74 13 12 12 0 000000 | L+< | |
| 000153 | 000142 | 27 16 14 00 u 000061 | * LINK2 L+14 AU,TRCP\$ B10..B10 | |
| 000154 | * | <0-3> +cc 1 | • INTERRUPT CODE ADDRESS ALSO SWITCH NAME | |
| 000155 | 000143 | 74 13 12 12 0 000000 | L+< | |

000156 000164 25 00 15 00 0 000014 • LINK3 A_N A₁•A₀
 000157 000165 24 00 16 00 0 000107 A₁•4 A₁•36+35
 000158 000166 73 03 01 00 0 000044 D_SL A₁•36
 000159 000167 34 16 01 00 0 000044 D_T•14 A₁•36
 000160 000168 27 02 14 13 0 000002 A_U•2•E₁₁
 000161 000170 06 01 14 00 0 000577 A_U•TRP₁
 000162 * 20-35 +CC 1 S₁
 000163 000172 06 01 14 00 0 000600 S₁ AU•TRP₂
 000164 * 20-35 +CC 1 S₁ AU•TRP₃
 000173 000174 06 01 14 00 0 000571 S₁ AU•TRP₃
 000165 000175 74 13 12 12 0 000000 L_H• B10..•B10
 000166 000167 74 13 12 12 0 000000 L_H• B10..•B10
 000168 000169 06 00 13 00 0 000043 TRCX\$* • LMJ B11•TRCX\$
 000170 * 20-35 +CC 0 B11•TRSB11 • LMJ USUALLY WAS UNDER TRACE
 000171 000172 74 13 13 00 0 001010 L_H• B11•PREAS
 000172 000200 000000 000003 0•MTRCX
 000173 000201 27 00 13 00 0 000043 B11•TRSB11 • SET B11 TO AID USER DEBUG
 000174 000202 * 20-35 +CC 0 J B11
 000175 000203 24 16 13 00 0 000001 NTRCX* A₁•14 B11•1 TRCX\$
 000176 000204 74 04 00 13 0 000000 J B11•1 TRCX\$
 000177 * 20-35 +CC 1 • BYPASS NOP S LINE OF FOR IV
 000178 000179 • NTRCX* • FOR IV CALL NTRCII•M•SS1•SYNBN1•L
 000180 000205 06 00 13 00 0 000043 S B11•TRSB11
 000181 * 20-35 +CC 0 S B10..•TRSB10
 000182 000206 06 00 12 00 0 000042 SL_U TRPAK
 000182 * 20-35 +CC 0 L AU•*0•B11
 000183 000207 72 01 00 00 0 000066 L AU•TRVE-TRV+1
 000184 000210 27 00 14 13 1 000000 L TLE•14
 000184 000211 54 16 00 00 0 000004 TLL•14
 000185 000212 54 16 00 00 0 00001 AU•1
 000186 000213 05 00 00 00 0 000014 SZ AU
 000187 000214 27 01 14 14 0 000021 L•4 AU•TRVA0
 000188 * 20-35 +CC 0 L_H• B10..•AN
 000189 000215 74 13 12 14 0 000000 L_H• B10..•AN
 000190 000216 27 16 14 00 0 000007 L_H• B10..•AN
 000190 * 20-35 +CC 0 L_H• B10..•AN
 000191 000220 27 16 13 00 0 000064 L_H•44 B11•TRAPAR
 000192 * 20-35 +CC 0 J TRCL2 • CONTINUE WITH TRCS LINK2
 000193 * 20-35 +CC 1 J AU•1 TRCP\$1
 000194 000222 27 16 14 00 0 000001 NTRCR• L_H•44 COUNT FOR IV NOP LINE AS 1 PARAM
 000194 000223 74 04 00 00 0 000115 J TRCP\$1
 000195 * 20-35 +CC 1 AU • NO PARAMS BELOW SL1 CALL
 000196 000224 05 00 00 00 0 000014 TRCR\$* S2 TRCP\$1
 000196 000225 72 01 00 00 0 000046 TRCP\$1 SL_U SET UP ERROR EXIT AND RETURN LINE
 000197 000226 06 00 13 00 0 000043 S B11•TRSB11

U00198 * <n-3> +CC n
 000227 27 U1 14 00 0 000411 L+1 AUSTRIC
 * <n-3> +CC 1
 U00199 * <n-3> +CC 1
 000231 53 46 00 00 0 177777 TNL14 AU+FILL
 * <n-3> +CC J TRCPA * TEST FOR INITIALIZED INTERRUPT ROUTINE
 * <n-3> +CC 1
 U00200 * <n-3> +CC 1
 000232 06 U1 12 00 0 000421 S E10+TRSB10 * NO INTERRUPT NAME = NO PRIOR TRACE
 * <n-3> +CC 0
 U00201 * <n-3> +CC 0
 000233 74 U4 00 0 000426 J TKCL4A * TAKE LINK 4 AS RE-ENTRY POINT
 * <n-3> +CC 1
 U00202 * <n-3> +CC 1
 U00203 * <n-3> +CC 1
 U00204 * <n-3> +CC 1
 U00205 * <n-3> +CC 1
 U00206 * <n-3> +CC 1
 U00207 * <n-3> +CC 1
 000234 06 U1 14 00 0 000074 TRC * ASSUMES AU TS ADDRESS NSI+TRSAU CONTAINS SAVED AU+TRACE DISENGAGED
 * <n-3> +CC 0
 U00208 * <n-3> +CC 1
 000235 06 U1 14 00 0 000254 S+1 AUSTREX * INITIALIZE SKIP SWITCH
 * <n-3> +CC 1
 U00209 * <n-3> +CC 1
 000236 27 00 14 14 U 000000 L AU+AO * SET UP NEXT ADDRESS
 * <n-3> +CC 0
 U00210 * <n-3> +CC 0
 000237 02 00 00 00 0 000321 SSL AU+5c-10 * BRING NEXT INSTRUCTION
 * <n-3> +CC 0
 U00211 * <n-3> +CC 1
 000240 72 13 00 00 0 000241 PAJ S+1 SHIFT FOR FUNCTION CODE
 * <n-3> +CC 1
 * <n-3> +CC 1
 U00212 * <n-3> +CC 1
 U00213 * <n-3> +CC 0
 000241 14 U1 03 00 0 000041 S MLC+TRSR3 * AVOID TRACING PARASITES
 * <n-3> +CC 0
 U00214 * <n-3> +CC 0
 U00215 * <n-3> +CC 0
 000242 52 16 00 00 0 000713 TE14 AU+01713 * AND I/O INTERRUPT BETWEEN ETMJ AND JUMP
 * <n-3> +CC 0
 U00216 * <n-3> +CC 0
 000243 53 16 00 00 0 000641 TNL14 AU+01641 * SAVE P3 FROM TRACE DESTRUCTION
 * <n-3> +CC 0
 U00217 * <n-3> +CC 0
 000244 74 U4 00 00 0 000262 J SLJ+RJ * SLJ OP CODE
 * <n-3> +CC 1
 U00218 * <n-3> +CC 1
 000245 52 16 00 00 0 001653 TE14 AU+01653 * AAIJ OP CODE
 * <n-3> +CC 1
 U00219 * <n-3> +CC 1
 000246 53 16 00 00 0 001707 TNL14 AU+01707 * AAIJ OR AAIJ OP CODE
 * <n-3> +CC 1
 U00220 * <n-3> +CC 1
 000247 74 U4 00 00 0 000264 TRPAJ FAIJ OR AAIJ OP CODE
 * <n-3> +CC 1
 U00221 * <n-3> +CC 1
 000250 53 16 00 00 0 001650 TNL14 AU+01650 * EX OP CODE
 * <n-3> +CC 1
 U00222 * <n-3> +CC 1
 000251 74 U4 00 00 0 000276 TXN CAUTION ON EX CHAIN
 * <n-3> +CC 1
 U00223 * <n-3> +CC 1
 000252 27 00 14 00 0 000035 TPL1 L AU+TRSAU
 * <n-3> +CC 0
 U00224 * <n-3> +CC 0
 000253 72 12 00 00 0 000254 ETMJ TNL14 * ENGAGE TRACE FOR POSSIBLE JUMP NEXT
 * <n-3> +CC 1
 U00225 * <n-3> +CC 1
 U00226 * <n-3> +CC 1
 U00227 * <n-3> +CC 1
 U00228 * <n-3> +CC 1
 000254 72 10 00 0 0 177777 TNL14 EX FILL * *** TRACE MONITOR ***
 * <n-3> +CC 0
 U00229 * <n-3> +CC 0
 000255 05 U1 00 00 0 000074 SZ+1 TRSW1 * SHOW NO SKIP
 * <n-3> +CC 0
 U00230 * <n-3> +CC 0
 000256 04 U1 03 00 0 000041 S K3+TRSR3 * K3 COULD CHANGE FROM STORE + LOAD
 * <n-3> +CC 0
 U00231 * <n-3> +CC 0
 000257 51 U1 00 00 0 000074 TNL14 TRNSP * LR REPEATED SEQUENCE
 * <n-3> +CC 0
 U00232 * <n-3> +CC 0
 000258 74 U4 00 00 0 000421 J TRNSKP * NO SKIP (THIS JUMP TRACED)
 * <n-3> +CC 1
 U00233 * <n-3> +CC 1
 000259 74 U4 00 00 0 000425 J TRNSP * SKIP OCCURRED (THIS JUMP TRACED)
 * <n-3> +CC 1
 U00234 * <n-3> +CC 1

| | | | | | | |
|---------|---------|----------------------|--------|-------|------------------|--|
| 000235 | n00262 | 27 un 14 00 0 000035 | SLJLNU | L | AU,*TRSAO | |
| | * | <n-3> +CC 0 | | | *TRPAJ | • EXECUTE WITHIN EXTERNAL PROGRAM |
| 000236 | n00263 | 72 12 00 00 1 000254 | ETRJ | | | |
| | * | <n-3> +CC 1 | | | | |
| 000237 | n00264 | 52 16 00 00 0 001653 | TRPAJ | TE+14 | AU,*TRSAO | |
| 000238 | n00265 | 74 un 00 00 0 00n270 | | J | TRANJ | • AAIJ OF CODE |
| 000239 | n00266 | <n-3> +CC 1 | | | | |
| | * | <n-3> +CC 0 | | | TRSWI | • SET SW TO PREVENT I/O ENABLE AFTER |
| 000240 | n00267 | 74 un 00 00 0 000262 | | J | TRC2 | |
| 000241 | * | <n-3> +CC 1 | | | | • A TRACED PAIJ INSTRUCTION |
| 000242 | n00270 | 06 02 14 00 0 000074 | TRAIIJ | S,+ | AU,*TRSWI | • XGT PAIJ INSTRUCTION IN SITU FOR SPEED |
| | * | <n-3> +CC 0 | | | | |
| 000243 | n00271 | 27 un 14 00 0 000254 | | L | AU,*TREX | • SET SW TO ALLOW I/O AFTER R3 RESTORE |
| | * | <n-3> +CC 1 | | | | |
| 000244 | n00272 | 06 00 14 00 0 000075 | | S | AU,*TRBH1U | • LET AAIJ B.H.I.U |
| | * | <n-3> +CC 0 | | | | • SAVE BH1U |
| 000245 | n00273 | 27 un 14 00 0 000035 | | L | AU,*TRSAO | |
| | * | <n-3> +CC 0 | | | | • ALLOW TO BRING CONTROL BACK TO TRACE |
| 000246 | n00274 | 72 12 00 00 0 000275 | ETRJ | \$+1 | | |
| | * | <n-3> +CC 1 | | | | • USE BH1U WITHOUT AAIJ |
| 000247 | n00275 | 74 un 00 00 1 000075 | | J | *TRBH1U | |
| | * | <n-3> +CC 0 | | | | • TREX HAS FROM ADDRESS OF AAIJ |
| 000248 | | | | | | • TRACE ROUTINE THINKS JUMP CAME FROM |
| 000249 | | | | | | • EXTERNAL PROGRAM |
| 000250 | | | | | | • GET EX BH1U |
| 000251 | n00276 | 27 un 14 00 1 000254 | TRAN | L | AU,*TREX | |
| | * | <n-3> +CC 1 | | | | |
| 000252 | n00277 | 06 00 14 00 0 000075 | | S | AU,*TRBH1U | • SAVE BH1U |
| | * | <n-3> +CC 0 | | | | |
| 000253 | n003n0 | 27 un 14 00 0 00n035 | | L | AU,*TRSAO | • (FILM COMPLETELY RESTORED) |
| | * | <n-3> +CC 0 | | | | |
| 000254 | n003n1 | 06 un 01 00 0 000044 | | I | 16 * S,I,REG-1+1 | • SAVE B1-B15,A4 |
| | * | <n-3> +CC 0 | | | | |
| 0003n2 | n003n2 | 06 un 02 00 0 00n045 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n3 | n003n3 | 06 un 03 00 0 00n046 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n4 | n003n4 | 06 00 04 00 0 000047 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n5 | n003n5 | 06 un 05 00 0 00n050 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n6 | n003n6 | 06 un 06 00 0 00n051 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n7 | n003n7 | 06 00 07 00 0 00n052 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n8 | n003n8 | 06 un 10 00 0 00n053 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n9 | n003n9 | 06 un 11 00 0 00n054 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n10 | n003n10 | 06 un 12 00 0 00n055 | | | | |
| | * | <n-3> +CC 0 | | | | |
| 0003n11 | n003n11 | 06 un 13 00 0 00n056 | | | | |
| | * | <n-3> +CC 0 | | | | |

```

000314 06 00 14 00 0 000057
* <n-3> +CC 0
000315 06 00 15 00 0 000060
* <n-3> +CC 0
000316 06 00 16 00 0 000061
* <n-3> +CC 0
000317 06 00 17 00 0 000062
* <n-3> +CC 0
000320 01 00 04 00 0 000063
* <n-3> +CC 0
000321 10 00 04 00 1 000075
* <n-3> +CC 0
000322 01 00 04 00 0 000075
* <n-3> +CC 0
000323 73 02 04 00 0 000032
000324 53 16 04 00 0 001650
000325 74 04 00 0 000321
* <n-3> +CC 1
000326 52 16 04 00 0 001707
000327 74 04 00 0 000334
* <n-3> +CC 1
000330 01 02 04 00 0 000074
000331 10 00 04 00 0 000063
* <n-3> +CC 0
000332 72 12 00 0 000333
* <n-3> +CC 1
000333 74 04 00 0 000075
* <n-3> +CC 0
000334 01 00 04 00 0 000057
* <n-3> +CC 0
000335 27 00 01 00 0 000044
* <n-3> +CC 0
000336 27 00 02 00 0 000045
* <n-3> +CC 0
000337 27 00 03 00 0 000046
* <n-3> +CC 0
000340 27 00 04 00 0 000047
* <n-3> +CC 0
000341 27 00 05 00 0 000050
* <n-3> +CC 0
000342 27 00 06 00 0 000051
* <n-3> +CC 0
000343 27 00 07 00 0 000052
* <n-3> +CC 0
000344 27 00 10 00 0 000053
* <n-3> +CC 0
000345 27 00 11 00 0 000054
* <n-3> +CC 0
000346 27 00 12 00 0 000055
* <n-3> +CC 0
000347 27 00 13 00 0 000056
* <n-3> +CC 0
000350 27 00 14 00 0 000057

```

51

```

* GET NEAT INSTR. AND USE BHIL
* SAVE BHIL
* CET OP CODE
* EX OP CODE
* LOOP ON ANOTHER EX LEVEL
* AAIJ OP CODE
* SET SW TO SHOW AAIJ
* A4+TRSH1
* A4+REG+15
* ETMJ
* S+1
* TRBH1U
* TREX HAS "FROM" ADDRESS OF 1ST EA
* GO TO EXERCISE B:HIL OF AAIJ
* SAVE SHIFTED OP CODE TO RESTORE AO
* L REG-1+

```


000399 000404 27 01 16 00 0 00037 L AZ+TRSA2
 000300 * <n-3> +CC n TRAP1
 000301 000415 27 01 14 00 0 001254 L+1 AU+TREX
 000302 000416 * <n-3> +CC 1 AU+TRCUCS
 000303 000417 54 00 01 00 0 00032 TLL AU+TRCLCS
 000304 000418 * <n-3> +CC 0 INFROM * 0TU00 FAILS TEST FROM 00
 000305 * <n-3> +CC 1
 000306 000411 72 01 00 00 0 177777 TRIC SLU FILL * ADDRESS 01=00 TO ADDRESS ONE MUST BE IN CORE AREA
 000307 000412 27 01 15 00 0 00036 TRCRTN L AI+TRSA1 * GO TO INTERRUPT CODING
 000308 * <n-3> +CC 0 RESTORE A1
 000309 000413 27 01 14 00 0 00034
 000310 000414 * <n-3> +CC 0 ADDRESS OF NSI
 000311 000414 74 04 00 00 0 000234 J INC RESUME TRACE
 000312 000415 54 00 00 00 0 00032
 000313 000416 54 00 00 00 0 00033 TLL AU+TRCLCS LOWER CORE TEST
 000314 000417 74 04 00 00 0 000412 J TRCRTN OUTSIDE USERS CORE AREA
 000315 000417 * <n-3> +CC 1
 000316 000420 74 04 00 00 0 000411 J TRIC INSIDE USERS CORE AREA
 000317 000421 27 01 14 00 0 000254 L+1 AU+TREX NO SKIP OCCURRED AT LAST INSTRUCTION
 000318 000422 20 16 00 00 0 00001 AU+1 CREATE NSI ADDRESS IN A1
 000319 000423 05 01 15 00 0 00034 S+1 AI+TRJTO SET DESTINATION ADDRESS
 000320 000424 74 04 00 00 0 177777 TRASK1 J FILL FILL TRAP FOR EDIT TRCRTN FOR NONE
 000321 000425 27 01 14 00 0 000254 L+1 AU+TREX SKIP CODED TO SIMULATE A JUMP
 000322 000426 20 16 00 00 0 00002 AU+2 FORM 00 TO 00 ADDRESS
 000323 000427 06 01 15 00 0 00034 S+1 AI+TRJTO INIT.
 000324 000428 * <n-3> +CC 0
 000325 000429 000430 74 04 00 00 0 177777 TRASKP1 J FILL FILL TRAP FOR EDIT TRCRTN FOR NONE
 000326 000431 27 01 14 13 0 00000 TRRFA L+1 AU+0.B11 GET MREAS PARAMETER
 000327 000432 52 16 00 00 0 00003 TE+14 AU+MTRCS
 000328 000433 53 16 00 00 0 00000 AU+NTALLS
 000329 000434 74 04 00 00 0 000436 J TRAE1 MREAS OR MSEAS WILL CANCEL TRACE MODE
 000330 000435 * <n-3> +CC 1 J TRAP1 RESUME TRACE ROUTINE
 000331 000436 53 16 00 00 0 001007 TRREA1 TA+14 AI+MSEAS
 000332 000437 74 04 00 00 0 000405 JZ AU+TRAP1 TRACE MSEAS CALL ERROR
 000333 000440 27 01 14 00 0 00035 L AU+TRSAU

000335 n004#1 27 U# 15 00 0 000036 L A1+TPSA1
 * <n-3> +CC 0 * TAKE J TO MMEA\$ OR MSEA\$
 000336 n004#2 " 4 U# 00 1 000034 J *TRJTO
 * <n-3> +CC 0 * * TRJTO
 000337 n004#3 06 U# 17 00 0 000040 TPIU> S A2+TRSA3
 * <n-3> +CC 0 * * APPLY MORE STRINGENT TESTS
 000338 n004#4 20-35 +CC 0 A3+TRILOC-1+AU
 * <n-3> +CC 0 * * SET P REGISTER ADJUSTMENT
 000339 n004#5 06 10 17 00 0 000016 S+e A2+PSI+
 * <n-3> +CC 0 * * FOR ASSUMED ERROR INTERRUPT
 000340 n004#6 27 U# 17 14 1 000010 L A3+*TRILCC-1+AU
 * <n-3> +CC 0 * * GET INTERRUPT INSTK. IN
 000341 n004#7 73 02 03 00 0 000032 SSL A3+36-10
 000342 n004#0 24 16 15 00 0 000011 A1+1
 000343 n004#1 53 16 03 00 0 000011 TNC+14
 000344 n004#2 53 01 01 14 1 000010 TNL+1
 * <n-3> +CC 0 * * GET OP CODE
 * <n-3> +CC 0 * * MAKE ADDRESS AN SLJ U-FIELD SHOULD HAVE
 000345 n004#3 74 U# 00 00 0 000500 J A3+1641
 * <n-3> +CC 1 * * SLJ OP CODE
 * <n-3> +CC 0 * * IF = AN SLJ INTERRUPT INSTR. WAS XUT
 000346 n004#4 27 U# 15 00 0 000034 L+1 A1+TRJTO
 * <n-3> +CC 0 * * ABOVE TEST ASSUMES HI-FIELDS =U
 000347 n004#5 27 00 17 00 0 000040 L * RESTORE JUMP-TO ADDRESS
 * <n-3> +CC 0 * * GET TEST ASSUMES HI-FIELDS =U
 000348 n004#6 53 16 02 14 1 000010 TNL+14
 * <n-3> +CC 0 * * NON-SLJ JUMP ON INTERRUPT =AS XGT
 000349 n004#7 74 U# 00 00 0 000062 J A3+*TRSA3
 * <n-3> +CC 1 * * A3+*TRILCC-1+AU
 000350 n004#0 27 U# 17 00 0 000040 L A3+TRXPO
 * <n-3> +CC 0 * * NO ERROR INTERRUPT ACTUALLY OCCURED
 000351 n004#1 74 U# 00 0 0 000403 J TRXPO
 * <n-3> +CC 1 * * GET INTERRUPT INSTR.
 000352 n004#2 27 U# 15 14 1 000010 TRIJMP L A1+*TRILOC-1+AU
 * <n-3> +CC 0 * * GET OP CODE
 000353 n004#3 73 U# 01 00 0 000032 SSL A1+36-10
 000354 n004#4 53 16 01 00 0 000011 TNC+14
 000355 n004#5 74 04 00 0 0 000500 J A1+1641
 * <n-3> +CC 1 * * SLJ
 000356 n004#6 53 16 01 00 0 01713 TNC+14
 000357 n004#7 74 U# 00 0 0 000505 J A1+01713
 * <n-3> +CC 1 * * LMJ
 000358 n004#0 53 16 01 00 0 01707 TNL+14
 000359 n004#1 74 U# 00 0 0 0 00476 J TRIAIJ
 * <n-3> +CC 1 * * AAIIJ TEST FOR INTERRUPT LOCATION
 000360 n004#2 52 16 01 00 0 01653 TE+14
 000361 n004#3 74 U# 00 0 0 0 00517 J A1+01653
 * <n-3> +CC 1 * * FAIJ TEST FOR INTERRUPT LOCATION
 000362 n004#4 05 U# 00 0 0 0 00074 SZ+2
 * <n-3> +CC 0 * * CORRECT I/O STATE SWITCH
 000363 n004#5 72 13 00 00 0 00517 PAIJ
 * <n-3> +CC 1 * * CORRECT I/O STATE SWITCH
 000364 n004#6 06 U# 15 00 0 0 0 00074 TPIAIJ
 * <n-3> +CC 0 * * RELATED PAIJ (COULD BE TOO LATE)
 000365 n004#7 74 U# 00 0 0 0 00517 AAJJ
 * <n-3> +CC 1 * * CORRECT I/O STATE SWITCH
 000366 n004#0 27 U# 14 1 000010 TRISLJ L+1
 * <n-3> +CC 0 * * GET SLJ'S HIU-FIELDS (ASSUME HI=0)

U00367 27 U1 14 A0 U 000254 L.. AU,TREX • GET CORRECT ERROR ADDRESS
 * <n-3> +CC 1
 U00368 24 1n 14 A0 U 000116 A,C AU,PSIN • SIMULATE P REGISTER
 * <n-3> +CC 0
 U00369 n6 U1 14 15 U 000100 S.. AU,A1 • STORE 16 CORE OR 36 FILM EITS
 * <n-3> +CC 0
 U00370 000314 74 UU 00 U 000517 J TRILP2 • A1=20 OR LESS IS ILLEGAL (SEE LOCURI)
 U00371 27 U1 15 14 1 000010 TRILP4 L A1=TRILOC-1+AU • GET LMJ INSTR.
 U00372 * <n-3> +CC 0
 U00373 n00516 73 Un 01 00 U 000032 SSL A1+26 • GET A-FIELD OF LMJ
 U00374 n00517 73 U2 01 00 0 000040 SSL A1+12 •
 U00375 n00510 52 16 01 00 0 00014 TE,14 A1+40 •
 U00376 n00511 53 16 01 00 0 00015 TRAC,14 A1+61 • AU OR AI IMAGES MUST BE CHANGED
 U00377 n00512 74 UU 00 0 0 00033 J TRILN3 •
 * <n-3> +CC 1
 U00378 n00513 27 U1 14 15 U 000000 TRILH1 L AU,A1 • CORRECT 80-B11-B14 OR B15
 U00379 n00514 26 U1 14 00 0 000254 LARH,1 AU,TREX • ERING DOWN CORRECT ERROR ADDRESS
 U00380 * <n-3> +CC 1
 n00515 24 1n 14 00 0 00016 A,C AU,PSIN • SIMULATE P REGISTER
 * <n-3> +CC 0
 U00381 n00516 06 Un 14 15 U 000000 S.. AU,A1 • RESUME WITH USER LIMITS TESTS
 U00382 n00517 27 U1 15 00 0 00034 TRILM2 L.. A1,TRJTO • ERING DOWN CORRECT ADDRESS
 U00383 * <n-3> +CC 0
 n00520 27 U0 1e 00 0 00037 L A2+TRSA2 • SIMULATE P REGISTER
 * <n-3> +CC 0
 n00521 27 Un 17 00 0 00040 L A3+TRSA3 •
 * <n-3> +CC 0
 U00385 n00522 74 04 00 0 0 000415 J TRXP1 •
 * <n-3> +CC 1
 U00386 n00523 27 U1 14 00 0 000254 TRILM3 L.. AU,TREX • ERING DOWN CORRECT ADDRESS
 * <n-3> +CC 1
 U00387 n00524 24 10 14 00 0 00016 A,C AU,PSIN • SIMULATE P REGISTER
 * <n-3> +CC 0
 U00388 n00525 72 10 00 15 U 000013 EX TRILH4-A0,A1 • CHANGE AU OR AI IMAGE
 * <n-3> +CC 0
 n00526 74 04 00 0 0 000517 J TRILP2 • IS LAST PAIR EQU CURRENT PAIR
 * <n-3> +CC 1
 U00390 / THE FOLLOWING ROUTINES ARE THE STD. INTERRUPT ROUTINES
 U00391 * • STORE CYCLIC -- "FROM-TO" OR REPEAT
 U00392 * • FROM ADDRESS AI=TO ADDRESS • ACCOMMODATE SLJ
 U00393 * • A0=FROM ADDRESS J •
 U00394 n00527 74 U4 UU 0 000527 J •
 * <n-3> +CC 1
 n00530 73 U0 01 00 U 00022 S.. A1,1B
 n00531 73 U1 00 0 0 000066 L A0+E+36
 n00532 27 U1 15 00 0 000067 L A1,TRSA • NEXT ADDRESS FOR STORAGE
 * <n-3> +CC 0
 n00533 53 Un 00 00 U 000070 TNL AU,TRFLT • IS LAST PAIR EQU CURRENT PAIR
 * <n-3> +CC 0
 n00534 74 U4 00 0 0 000546 J TRENL
 * <n-3> +CC 1
 n00535 n1 Un 00 00 U 000070 SA AU,TRFLT • SAVE LAST PAIR
 * <n-3> +CC 0
 n00536 n5 Un 00 00 U 000071 S2 TRPRA • SET REPEAT COUNT/SWITCH

| | | | | | |
|--------|--------|-----------------------|--------|----------------|---|
| 000438 | 000276 | 73 U2 0: 15 U0U010 | SSL | A2+1A1 | • SET BIT FOR TRACED ORIGIN POINT |
| 000439 | 000277 | I0 U0 0: 14 U 177777 | TFP1 | A2+TLL+A0 | |
| 000440 | 000277 | I0 U0 14 U 177777 | TFP2 | A2+FILL+A0 | • STORE IN TABLE |
| 000441 | | | TPPU | | |
| 000442 | 000277 | I0 U0 14 U 000037 | L | A2+TRSA2 | |
| | * | <n-3> +CC 0 | | | |
| 000443 | 000277 | I0 U0 17 U 000040 | L | A2+TRSA3 | |
| | * | <n-3> +CC 0 | | | |
| 000444 | 000277 | I0 U0 14 U 000561 | J | TRCPs | • RETURN |
| | * | <n-3> +CC 1 | | | |
| 000445 | 000277 | I0 U0 14 U 7777777777 | TRLA | -0 | • LAST ADDRESS OF TRACE CODE |
| 000446 | | / | | | |
| 000447 | | | | | |
| 000448 | | | | | |
| 000449 | 000010 | 56 U1 01 14 2 000311 | TRAPZ | INFO | • INDEPENDENT TO AVOID OVERLAY |
| 000450 | 000011 | 57 U1 01 14 2 000312 | TRAP1 | A1+0301+A0 | • TEST INTERRUPT LOCATION'S U-FIELD |
| 000451 | 000012 | 7L U4 00 0 000443 | TRAP1 | A1+0302+A0 | • AGAINST JUMP-TO ADDRESS RANGE |
| 000452 | * | <n-3> +CC 1 | J | TRIPOS | • MEMORY LOCKOUT |
| 000453 | 000013 | 56 U1 01 14 2 000313 | TRAP1 | A1+0303+A0 | • POSSIBLE ERROR INTERRUPT JUMP |
| 000454 | 000014 | 57 U1 01 14 2 000313 | TRAP1 | A1+0303+A0 | • CHAR. OVERFLOW |
| 000455 | 000015 | 74 U4 00 0 000443 | TRAP1 | A1+0303+A0 | • CCHAR. UNDERFLOW |
| 000456 | * | <n-3> +CC 1 | J | TRIPOS | |
| 000457 | 000016 | 57 U1 01 14 2 000313 | TRAP1 | A1+0303+A0 | • DIVIDE OVERFLOW |
| 000458 | 000017 | 74 U4 00 0 000443 | J | TRIPOS | |
| | * | <n-3> +CC 1 | | | |
| 000459 | 000018 | 74 U4 00 0 000443 | J | TRIPOS | • NO ERROR INTERRUPT JUMP XOT |
| 000460 | * | 2n-3> +CC 1 | | | |
| | | | | | |
| 000461 | 000011 | 01 00000301 | TRILUC | 0+30 | |
| 000462 | 000012 | 01 00000303 | T | 1,0+01 | • INDEX 0 ILLEGAL FUNCTION |
| 000463 | 000013 | 02 00000305 | T | 1,0+03 | • INDEX 1 MEMORY LOCKOUT |
| 000464 | 000014 | 02 00000306 | T | 2,0+05 | • INDEX 2 UNDERFLOW |
| 000465 | 000015 | 02 00000307 | T | 2,0+06 | • INDEX 3 CHAR. OVERFLOW |
| 000466 | 000016 | 00 00 00 00 00 77 | PSJ* | 2,0+07 | • INDEX 4 DIVIDE OVERFLOW |
| 000467 | 000017 | 76 U1 14 00 0 00035 | TRILM | +0+U+0+0+0+0+0 | • SIMULATED P REGISTER ADJUSTMENT |
| 000468 | * | <n-3> +CC 0 | S,1 | AU+TRSA0 | • CORRECT THE AN IMAGE |
| 000469 | 000020 | 76 U1 14 00 0 00036 | S,1 | AU+TRSA1 | • CORRECT THE A1 IMAGE |
| 000470 | 000021 | 777777 000136 | TRV | + | • IMPOSSIBLE ADDRESS/SWITCH VALUE |
| | * | 1A-3> +CC 1 | | -U+TRCUI | |
| 000471 | 000022 | 00022? (00145 | + | TRCPs+TRCV1 | • INTERRUPT CODE SWITCH(ALSO ADDR)+SETUP |
| | * | Un-17 +CC 1 | | | |
| 000472 | 000023 | 000661 000160 | + | TRCPs+TRCP1 | • INTERRUPT CODE SWITCH(ALSO ADDR)+SETUP |
| | * | Un-17 +CC 1 | | | |
| 000473 | 000024 | 50505250031 | TRUE | K1 | *** (N) TRC(S) CALL ERROR FROM . |
| 000474 | 000025 | 2710547005 | | | |
| | 000026 | 1nn0221n512 | | | |
| | 000027 | 27274227n513 | | | |
| | 000028 | 272422050505 | | | |
| | 000029 | nnnnnnnnnnnn | | | |
| 000475 | | | | | |

| | | | | |
|--------|--------|------------------|----------|---------|
| 000476 | 000032 | 7777777777777777 | K1A | +FILL |
| 000477 | | | TPCLC3 | +FILL |
| 000478 | 000033 | 7777777777777777 | TPCLC5 | +FILL |
| 000479 | 000034 | 0000000000000000 | TRTO | +n+FILL |
| 000480 | | 7777777777777777 | TPCAU\$* | |
| 000481 | | | TPSA0 | +0 |
| 000482 | | | TPCA1\$* | |
| 000483 | 000036 | 0000000000000000 | TPSA1 | +0 |
| 000484 | 000037 | 0000000000000000 | TPSA2 | +0 |
| 000485 | 000040 | 0000000000000000 | TPSA3 | +0 |
| 000486 | 000041 | 0000000000000000 | TPSR3 | +0 |
| 000487 | 000042 | 0000000000000000 | TPSB1U | +0 |
| 000488 | 000043 | 0000000000000000 | TPSB1I | +0 |
| 000489 | 000044 | 0000000000000000 | REG | 10 |
| 000490 | 000045 | 0000001777777777 | TPNPK | 3 |
| 000491 | 000047 | 00000177777777 | TRSA | 1+FILL |
| 000492 | 000070 | 7777777777777777 | TPLFT | -0 |
| 000493 | 000071 | 0000000000000000 | TPRPA | +n |
| 000494 | 000072 | 00000177777777 | TRBPE | +n |
| 000495 | 000073 | 00000177777777 | TRTB5 | +n |
| 000496 | 000074 | 00000100000000 | TRST1 | +10 |
| 000497 | | | TRBHU | +FILL |
| 000498 | | | | |
| 000499 | | | | |
| 000500 | | | | |
| | 000076 | 000000200000 | 000076 | |
| | 000077 | 000000260001 | 000077 | |
| | 000101 | 000001777776 | 000101 | |
| | 000101 | 000001000000 | 000101 | |
| | 000102 | 000000000000 | 000102 | |

• TRACED ADDRS. TO TAKE AS NSI

• TEMP CELLS FOR B1-B15-A4 IF EX CHAIN

• FOR IV PARAMS PACKED IN SLII CALL SEQ.

• NEXT CYCLIC TABLE ADDRESS

• END OF TRC TABLE

• START OF TRC TABLE

• INTERRUPT SWITCH. SKIP SWITCH

• PREVENT AJJ. NO SKIP

• UP CODE + DESRED BHU BITS OF AJJ OR

• NESTED EX INSTRUCTION

ENL